LSIM User Manual

Authors: Roger D. Chamberlain

Lsim is a gate/switch level digital logic similar. It enables users to model digital circuits both at the gate and switch level and incorporates features that support investigation of the simulation task itself. This user’s manual describes the procedures used to specify a circuit to lsim and control the simulation of the circuit (i.e., specifying inputs vectors, running the simulation, and monitoring output signals).

Follow this and additional works at: http://openscholarship.wustl.edu/cse_research

Part of the Computer Engineering Commons, and the Computer Sciences Commons

Recommended Citation
LSIM USER MANUAL

Roger D. Chamberlain

WUCS-86-1

January 1986

Department of Computer Science
Washington University
Campus Box 1045
One Brookings Drive
Saint Louis, MO 63130-4899
Leis User Manual

by

Roger D. Chamberlain

Leis is a gate/switch level digital logic simulator. It enables users to model digital circuits both at the gate and switch level and incorporates features that support investigation of the simulation task itself. This user's manual describes the procedures used to specify a circuit to Leis and control the simulation of the circuit (i.e., specifying inputs vectors, running the simulation, and monitoring output signals).
There are two major tasks involved in simulating a digital circuit. The first, specifying the circuit to be simulated, is accomplished through the use of a textual circuit description language. Circuit descriptions are processed by a translator and put into a form that can be used by leim. The translation is performed by the circ circuit compiler. The second task is the actual simulation of the circuit. A set of interactive commands has been included to facilitate control of the simulation from within leim. In addition, the state of the circuit can be retained by the simulator for use at a later time. This allows the user to resume work exactly where he or she left off at a previous session. The flow of information involved with the use of circ and leim is represented graphically in Figure 1. This document describes the model of the real world that is implemented by the simulator, the format of the circuit description file that is input to circ, and the interactive commands input to leim.

An understanding of the model implemented by the simulator is essential for the proper use of leim. There are always differences in the results of a simulation and physical reality, and an understanding of the way the simulator views the real world can help the user to minimize those differences. Also discussed are the results that can be obtained from the simulator, both about the simulated circuit and
Figure 1. **Leim** and **Circ**

about the simulation task itself.

1. **SIMULATION MODEL**

An important consideration in any simulation is the model of the real world that the simulator executes. Since any model is inherently limited in what characteristics it takes into consideration, a knowledge of the way **leim** models digital circuits is an essential first step in the proper use of the simulator.
1.1. Logical States

The voltage levels that are associated with signal lines are modeled in \texttt{lsim} by one of 7 logical states. These states are further divided into two major types, stable states and transient states.

There are 4 stable states:

\begin{tabular}{ll}
\hline
1 & high \\
0 & low \\
x & undefined \\
z & high impedance \\
\hline
\end{tabular}

The high state is used to model a high voltage, or a logical "1". The low state is used to model a low voltage, or a logical "0". Undefined is used to represent an unknown state, when little is known about the voltage level of the signal. High impedance is used to model the high impedance output of components that have tri-state outputs.

There are 3 transient states:

\begin{tabular}{ll}
\hline
r & rising \\
f & falling \\
t & transition to/from high impedance \\
\hline
\end{tabular}

These states are used to represent intermediate states during a transition between stable states. The rising state is used during a transition from low to high, the falling state is used during a transition from high to low, and the last state is used as its name implies, during a transition to or from a high impedance state.

The three transient states are only utilized in the variable delay model discussed below. The unit and fixed delay models only use
the first four stable states.

1.2. Current Drive Capabilities

Although leim models signal levels with 7 logical states, there are some circuit characteristics that require additional information for proper operation. The most notable characteristic is the construction known as a wired OR connection, where two or more component outputs are directly tied together and drive the same signal line. If the components that are tied together have tri-state outputs and all but one of them are in the high impedance state, there is no trouble involved in determining the resulting state of the signal, it simply follows the logical state of the enabled component output. However, if two or more component outputs are enabled and are in two or more different states, additional information is needed to determine the resulting state of the signal.

For this reason, leim models the output current drive capability of a component as one of two values, either strong or weak. Strong drive capability is intended to represent a direct connection to an established voltage source, either the power supply, ground, or a connection to an active transistor whose other side is connected to power or ground. Weak drive capability is intended to represent a resistive connection to an established voltage source, such as the resistive pullup provided by a 4:1 depletion mode transistor in NMOS designs.

With the additional current drive capability information available, the simulator is now able to determine the resulting logical
state of the signal in wired OR connections. In a two component wired OR connection, if one component has a high output and a weak high drive capability and the other component has a low output and a strong low drive capability, the resulting signal state is low. If both component outputs have the same drive capability and different output states, the resulting state of the signal is undefined.

1.3. Delay Models

There are three delay models supported within Lsim, the unit delay model, the fixed delay model, and the variable delay model. They each provide different types of information about the circuit being simulated.

The simplest delay model supported is the unit delay model. Timing issues are completely ignored in this model and all components are assumed to have a delay of one unit. This unit delay is not intended to have any relationship with actual time, but instead is used to provide a mechanism for providing functional simulation of the circuit without the overhead involved with more accurate timing simulations.

The second delay model supported is the fixed delay model. Lsim treats each component as having a fixed low to high propagation, high to low propagation, enable, and disable time associated with each output. Whenever the component is evaluated and it is determined that an output is to change state, a component output modification event is scheduled in the event queue for the current time plus the fixed time associated with the delay through the gate. For worst case analysis
the maximum delay through a gate is specified as the fixed delay. However, the user can specify typical delays if he or she so desires.

The most accurate delay model takes into account the fact that not all components can have a fixed propagation delay associated with them, but are more realistically modeled by a variable time range within which the output modification is assumed to take place. The variable delay model uses a minimum and maximum value associated with each of the delay times specified, and signal levels are modeled by the transient states rising, falling, and transition to/from high impedance during the time between the known stable states.

1.4. Timing Specifications

There are a total of 12 different delay specifications associated with the delay through a component as well as setup and hold times that can be associated with component inputs. Of the 12 delay specifications, 4 are for use with the fixed delay model and 8 are used with the variable delay model. The timing diagram shown in Figure 2 illustrates two of the four delay specifications that are used with the fixed delay model, low to high and high to low propagation delay. The output enable time and output disable time follow a similar pattern for going to and from the high impedance state.

Timing diagrams that illustrate the variable propagation delays are given in Figure 3. The ambiguous regions are the points at which the signal is represented by one of the transient logical states. Note that the maximum time is measured from the point at which the
signal reaches its final value, not from where the change begins. A general rule of thumb is that input transient states cause the scheduling of transient states for the component output and input stable states cause the scheduling of stable output states.
Setup and hold times are used to specify input timing requirements for memory elements. The setup time associated with an input to a component tells how long the logical state of the input signal must be stable before the data is latched into the component by the clock input. Violation of the setup time is detected by the simulator and reported to the user as an error condition. The hold time tells how long the logical state of a component input must remain stable after the data has been latched by the clock input. Violation of the hold time is treated similarly to the setup time. The time the data is latched by the clock input is dependent upon the type of component involved. A level sensitive D flip flop is latched on the falling edge of the clock input, while a positive edge triggered flip flop is latched on the rising edge.

1.5. Error Detection

There are several types of errors that can occur in a digital circuit. Setup time and hold time violations have already been mentioned. In addition, leim detects spike errors and signal level errors.

A spike condition occurs when one or more input values to a component are modified before a scheduled output change has time to propagate through the component. This might be the case if there are static hazards in the circuit. Since such conditions are not necessarily considered erroneous in synchronous circuit design, leim allows error detection to be turned off using the noerr command.
A signal error results when a signal that is connected to more than one component output is driven by a strong current drive capability in more than one logical state. For example, if one component output was driving the signal with a strong "1" (high) state and another component output was driving it with a strong "0" (low) state, a signal error will result. In cases such as this, the error is reported if error reporting has not been disabled, and the logical state of the signal is set to "x" (undefined).

2. A SIMPLE EXAMPLE

In order to bring together an understanding of how to simulate a digital circuit with leim, a complete example is presented below.

2.1. Circuit Specification and Compilation

The first step involved in simulating a circuit is describing the properties of the circuit in a machine readable format. This circuit description must include information such as the gates to be simulated, their interconnections, delays, and other properties. In order to facilitate this description, the circ circuit compiler has been developed to translate a text file description of the circuit of interest into a format readable by leim. Figure 4 is the schematic diagram of a simple three gate digital circuit that will serve as an example for explaining the use of circ and leim. Note that there are labels on every component and signal line. This labeling process is the first step involved in generating a circuit description for input to circ. A complete description consists of at least the following
Figure 4. Example circuit

Parts:

- General delay specifications
- Component type definitions
- Environment specification
- Netlist description

This is fully discussed in later in this document. A limited discussion is given below, along with the description of the example circuit (Figure 5).  

There are two delay specifications defined, called comdel and memdel. "Comdel" and "memdel" are user selected identifiers that will be referenced later when defining component types. They associate minimum, maximum, and fixed low to high propagation, high to low propagation, output enable, and output disable times with the given identifier.
# Example circuit specification

begin circuit
begin delays
    comdel = (8.12, 12 $ 2.3)ns;
    memdel = (4, 6.6 $ 4, 6.6)ns;
end delays;
begin types
    nmos_inv = (not, dc=(weak, strong), comdel);
    nmos_nor = (nor, 2, dc=(weak, strong), comdel);
    dflip_flop = (diff, st = 3ns, ht = 1ns, memdel);
end types;
begin environment
    inputs = (a.h, b.h, clk.h);
    outputs = (dout.h, dout.l);
end environment;
begin components
    nor1 = (nmos_nor, inputs = (a.h, b.h), outputs = (di.1));
    not1 = (nmos_inv, inputs = (di.1), outputs = (di.h));
    ffl = (dflip_flop, inputs = (clk.h, di.h),
          outputs = (dout.h, dout.l));
end components;
end circuit;

Figure 5. Example circuit specification

There are three component types defined by the user in the circuit description, nmos_inv, nmos_nor, and dflip_flop. They reference the built-in functions not, nor, and diff, respectively. Not and nor are standard combinatorial gates, diff is a level sensitive D flip flop. The other parameters in the type definition indicate the number of inputs, output current drive capability, setup time, hold time, and delay specification to be associated with the type. Default values are used when a particular parameter is not explicitly given.

The environment specification defines the primary inputs to the circuit as the signals a.h, b.h, and clk.h and the primary outputs from the circuit as dout.h and dout.l.
The netlist description is where the actual components themselves first get mentioned. Nor1 and not1 are defined as components of types nmos_nor and nmos_inv respectively, with their respective input and output signals indicated. The gate named ffl is defined as a component of type dflip_flop with input signals clk.h and di.h and output signals dout.h and dout.l. The order of the input signals is important in the description of ffl, since that is how circ determines which signal is the clock signal and which is the data. The same is true for the output signals as well, the order they are specified determines which is the true output and which is the complemented output.

If the text of Figure 5 is stored in a file named circuit.ci, circ must now be invoked in order to translate this text file into a format readable by lsim. The following command,

% circ circuit.ci circuit.ls

inputs the file circuit.ci and puts the resulting translated description in the file circuit.ls. This file will be read in the next section to input the circuit description into lsim.

2.2. Interactive Simulation

Once a digital circuit has been specified and compiled using circ, it is ready to be simulated. If lsim is invoked with circuit.ls as an argument,

% lsim circuit.ls
the file circuit.ls is assumed to be a previously compiled circuit
description and is read in to the simulator. At this point, lsim outputs a message concerning the input file and the current simulated
time, outputs a prompt.

Simulator state input from file circuit.ls
Current simulated time = 0 units.
lsim>

and waits for an interactive command to be entered by the user. Some
of the more important commands are those involved with describing the
inputs to the simulated circuit and the form of the output required.
The following commands set up these parameters for the current exam-
ple.

lsim> set 0 a.h
lsim> input b.h 0000000011111111 p
lsim> input clk.h 00001100 p
lsim> watch a.h b.h di.1 di.h clk.h dout.h dout.1
lsim> output 1

The first command establishes a static low level (i.e. "0") at the
primary input signal a.h. The second two commands define periodic
waveforms to drive the primary input signals b.h and clk.h. The
waveforms generated by these commands are shown in Figure 6. The b.h
input has a period of 16 units and the clk.h input has a period of
8 units. The watch command tells the simulator which signals are to
be output on a periodic basis, and the last command, output, specifies
that the output period is to be 1 unit. In this example, the default
unit delay model is used. Thus, delays through circuit components are
each one generic time unit. The periods referred to in the input and
output commands are also in terms of these generic units.

The status of all the signals being watched can be determined at any time during the simulation through the use of the status command. Figure 7 shows a sample terminal session that includes all of the commands that have been issued up to the current time. The "x" indicated as the logical state of the signals di.1, di.h, dout.h, and dout.1 is to signify that the voltage level of the signal is undefined. The state of the other three signals was established by the previously executed set and input commands. The numbers in the final column are included to associate a signal with the appropriate column of the output of a simulation run. This will be clarified in the next couple of paragraphs.

Once the signals for the primary inputs have been established, the simulation is ready to begin. The following two commands will run the simulation for 32 time units, or 4 clock cycles with a clock
% lsim circuit.ls
Simulator state input from file circuit.ls
Current simulated time = 0 units.
lsim> set 0 a.h
lsim> input b.h 0000000011111111 p
lsim> input clk.h 00001100 p
lsim> watch a.h b.h di.1 di.h clk.h dout.h dout.1
lsim> output 1
lsim> status
a.h = 0 (watched) (1)
b.h = 0 (watched) (2)
di.1 = x (watched) (3)
di.h = x (watched) (4)
clk.h = 0 (watched) (5)
dout.h = x (watched) (6)
dout.1 = x (watched) (7)
lsim>

Figure 7. Sample terminal session

period (signal clk.h) of 8 units.

lsim> halt 32
lsim> start

The first command tells lsim to halt the simulation run at
time = 32 units. The second command initiates the simulation. The
output of the simulator is given in Figure 8.

The numbers found at the top of each column of output correspond
to the signals being watched. The correlation between the numbers and
the signal names can be determined by examining the output of the
status command given in Figure 7. The input waveforms from Figure 5
can be seen in columns 1 (a.h), 2 (b.h), and 5 (clk.h). The remaining
signals can be seen to change 1 unit after their respective inputs
change. Signal di.1 changes 1 unit after b.h changes and di.h
<table>
<thead>
<tr>
<th>units</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>x</td>
<td>x</td>
<td>0</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>x</td>
<td>0</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>12</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>13</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>16</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>17</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>18</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>19</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>20</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>21</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>22</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>23</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>24</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>26</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>27</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>28</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>29</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>30</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>31</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Simulation halted at time = 32 units.

Figure 8. Simulator output

switches 1 unit after that. Signals dout.h and dout.1 change 1 unit after the clk.h signal goes high. The vertical orientation of the output is chosen to simplify long outputs that are to be printed on continuous forms and to improve the portability of the system among standard terminals by not requiring any special cursor positioning.
capabilities. An improvement that is planned is to provide a graphic output format similar to that provided by a digital logic analyzer.

At this point the user could proceed in a number of directions. The current simulation could be continued by specifying another halt command followed by a start command, the delay model could be changed to either fixed delay or variable delay through the use of the init command, the current state of the simulation could be stored in a disk file with the save command, a previously saved simulation could be input with the read command, or the session could be terminated with the quit command. The details of all available options available for specifying circuits to circ and for controlling simulations from within leim are discussed in detail below.

3. CIRCUIT COMPILER

This section describes the input to circ, the circuit compiler used in conjunction with leim. First a description is given of the parameters that are specified about various parts of the circuit. Then the input syntax for circ is presented.

3.1. Circuit Specification

The following information is supplied to circ. The input syntax used to specify the information is described in the next section.
Signals

Each signal is given a unique name for identification.

Components

unique name for identification
logic function
number of inputs (only for variable input gates)
names of input signals
names of output signals
output signal driving capability
timing information
  low to high, high to low propagation time
  output enable time, output disable time
  setup, hold time

Some of the above information has default values associated with the logic function, but these may be overridden for individual components. The logic functions that are available for defining circuits are described in Appendix A. Along with the functions themselves, the appendix gives the default values for the other parameters associated with the function.

3.2. Macro Definitions

Macro definitions are allowed in the circuit description language. The macro circuit is described just as any other circuit, with the exception that the macro must be given a name so that it can later be specified as a component in a larger circuit. When referencing a macro, the macro name is given as the logic function of the component in place of one of the built-in functions. Macros may be nested, as long as the referenced macro has been defined earlier. Recursive macro definitions are not supported.
The macro facility is provided for two reasons. One, if the circuit consists of multiple copies of a group of components, macro definitions can greatly decrease the quantity of user generated input required to specify a circuit. This is often the case for digital circuits. Two, the ability to define a large functional unit as a macro can help simplify the specification of a large circuit by allowing one to include an independently specified subsection of the circuit without concern for naming conflicts between the subsection and the remainder of the circuit. This is analogous to the ability to use the same name for more than one variable in block structured programming languages.

3.3. Input Syntax

The following is a description of the input syntax of circ, the circuit compiler designed for use with lsim. The circuit description is divided into five sections, delay specifications, type definitions, macro definitions, environment specification, and netlist description. All identifiers in the circuit description must consist of a sequence of letters, digits, and the characters '.', '_', '(', ')', and '"", starting with a letter or the character '"'. Comments begin with a '"#' and continue to the end of the line. The overall block structure is as follows:
begin circuit
delay specifications
type definitions
macro definitions
environment specification
netlist description
end circuit;

The delay specifications and macro definitions are optional. Each of the five sections is described in detail below.

The first section, delay specifications, associates a name with a set of delay values. The name is later referenced when the delay values are to be associated with component types and individual components. The syntax is:

\[
\begin{align*}
\text{begin delays} \\
\text{delayname} = (\text{low to high propagation times } & \$ \\
\text{high to low propagation times } & \$ \\
\text{enable times } & \$ \text{ disable times}) \text{ timescale:} \\
\vdots \\
\text{delayname} = (\text{low to high propagation times } & \$ \\
\text{high to low propagation times } & \$ \\
\text{enable times } & \$ \text{ disable times}) \text{ timescale:} \\
\text{end delays:}
\end{align*}
\]

where each of the four times may consist of:

minimum time, maximum time, fixed time

for the corresponding change. Not all four times need be specified. default conditions are interpreted as follows:

| \((a)\) | \(\rightarrow\) | \((a \$ a \$ 0,0.0 \$ 0.0,0)\) |
| \((a \$ b)\) | \(\rightarrow\) | \((a \$ b \$ 0,0.0 \$ 0,0,0)\) |
| \((a \$ \$ c)\) | \(\rightarrow\) | \((a \$ a \$ c \$ c)\) |
| \((a \$ b \$ c)\) | \(\rightarrow\) | \((a \$ b \$ c \$ c)\) |
The meaning of each time specified is somewhat self-evident. The low to high propagation times refer to the time required for a low to high transition of a component output, the high to low propagation times refer to a high to low transition, the output enable times refer to the time required to leave a high impedance state, and the output disable times refer to the time required to enter a high impedance state.

The time scale is one of the following:

\[
\begin{align*}
&\text{ms} & \text{milliseconds} \\
&\text{us} & \text{microseconds} \\
&\text{ns} & \text{nanoseconds} \\
&\text{ps} & \text{picoseconds}
\end{align*}
\]

The default scale is nanoseconds. The following conditions must hold for the delay times:

\[
\text{minimum time} \leq \text{fixed time} \leq \text{maximum time}
\]

If the fixed time is not given, it defaults to the maximum time. If either the minimum or maximum times are not given, they default to the fixed time. If only one time is given, all three times take the given value. The above rules apply to all time specifications, low to high and high to low propagation times, enable times, and disable times, and are checked by \text{circ} to ensure that they are met.

The following delay specification is from the example circuit described previously:

\[
\begin{align*}
\text{begin delays} \\
\text{comdel} &= (6,12,12 \div 2,3,3)\text{ns}; \\
\text{msdel} &= (4,6,6 \div 4,6,6)\text{ns}; \\
\text{end delays};
\end{align*}
\]
It defines two delay specifications, called comdel and memdel. Comdel indicates a minimum low to high propagation delay of 8 ns, a maximum and fixed low to high propagation delay of 12 ns, a minimum high to low propagation delay of 2 ns, and a maximum and fixed high to low propagation delay of 3 ns. The enable and disable times all default to 0 ns. Memdel has a minimum low to high and high to low propagation delay of 4 ns, as well as maximum and fixed propagation delays of 6 ns. Its enable and disable times also default to 0 ns.

The delay specifications given above provide sufficient information for the simulator to model the circuit using a unit, fixed, or variable delay model. The model that is actually used depends upon the interactive commands given by the user during the simulation run.

The second section of the input to circc, type definitions, associates the following information about a component type with a unique name to identify the type:

- logic function
- number of inputs
- setup and hold times
- output driving capability
- delay specification

The syntax of the type definition section is:
begin types
  typename = (function, inputs, st=setuptime, ht=holdtime,
              dc=(high_drive_capability, low_drive_capability),
              delayname);

end types;

The parameters associated with a type definition are listed below:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>function</td>
<td>reference to a built-in function</td>
</tr>
<tr>
<td>inputs</td>
<td>number of inputs (for variable input gates only)</td>
</tr>
<tr>
<td>st</td>
<td>setup time</td>
</tr>
<tr>
<td>ht</td>
<td>hold time</td>
</tr>
<tr>
<td>dc</td>
<td>output high and low current drive capability</td>
</tr>
<tr>
<td>delayname</td>
<td>previously defined delay specification</td>
</tr>
</tbody>
</table>

The only essential piece of information is the function. All other parameters have a default value associated with the function. These default values, along with a list of the available built-in functions, are provided in Appendix A.

Again referring to the example described previously, the following type definitions were made:

begin types
  nmos_inv = (not, dc=(weak, strong), comdel);
  nmos_nor = (nor, 2, dc=(weak, strong), comdel);
  dflop_flop = (diff, st = 3ns, ht = 1ns, memdel);
end types;

There are three type definitions given in the above example. Nmos_inv references the built-in function not, specifies a weak, or resistive, high drive capability, specifies a strong low drive capability, and references the previously defined comdel delay specification.
Nmos_nor references the nor built-in function, indicates that there are two input signals to components of this type, and specifies the same drive capability and delay specification as the nmos_inv type. The dflip_flop type definition references the built-in function dff, a level sensitive D flip flop that retains the D input at its outputs when the clock input goes low if the setup and hold times are met. It has a setup time of 3 ns, a hold time of 1 ns, and references the memdel delay specification. The drive capability for this type defaults to strong high and strong low.

The third section consists of macro definitions. Macros are used to associate a single name with a group of components. The syntax for defining macros is as follows:

```
begin macro macroname
  environment specification
  netlist description
end macro;
```

```
.
.
```

```
begin macro macroname
  environment specification
  netlist description
end macro;
```

The environment specification and netlist description are syntactically the same as the sections described below. The environment specification defines the inputs and outputs of the macro, and the netlist description defines the internal details of the macro.

The fourth section of the input to circ is the environment specification. This section identifies the primary inputs and outputs
of a circuit or a macro definition. The input syntax is as follows:

```markdown
begin environment
  inputs = (signalname, signalname, ... );
  outputs = (signalname, signalname, ... );
end environment;
```

Circ requires that all signals be driven by at least one component output or be listed as primary inputs. An error message is generated if this requirement is not met. Although it is possible to set the value of any signal, periodic input waveforms can only be specified for primary inputs.

The final section is the netlist description. This is where the individual components that make up the circuit or macro are specified and their interconnections indicated. The type definitions given previously are referenced here and the following additional information is given for each component:

- unique name
- names of component input signals
- names of component output signals

The syntax for the netlist description is:

```markdown
begin components
  componentname = (typename,
       inputs = (signalname, signalname, ... ),
       outputs = (signalname, signalname, ... ));
  ...
  ...
  componentname = (typename,
       inputs = (signalname, signalname, ... ),
       outputs = (signalname, signalname, ... ));
end components;
```
The typename can be either a type defined in the type definitions section of the circuit description or a macroname defined in the macro definitions section. If it is a macro, the input signals and output signals refer to the primary inputs and outputs indicated in the macro definition. It is important for the number of inputs and outputs to correspond exactly with the number in the referenced type or macro, otherwise an error will result. If the netlist description is within a macro definition, other macros can still be referenced as component types, provided that the referenced macro has been previously defined. In other words, no forward references are allowed when defining macros.

The following example illustrates the use of macros in describing a circuit for input to circ. The circuit to be described, shown in Figure 9(a), is an 8 bit even parity generator. The two blocks of the circuit that are surrounded by the dotted lines are the same, and are therefore excellent candidates to be defined as a macro. The circuit inside the blocks is shown again in Figure 9(b). The macro is given the name "evenpar4" to signify that it is a 4 bit even parity generator. The complete circuit description is given in Figure 10. The components lxor and hxor are actually references to the macro evenpar4, and are expanded into the 3 components that make up the macro during compilation by circ. The inputs and outputs listed with lxor and hxor are placed into one to one correspondence with the signals listed as inputs and outputs in the environment specification within the macro definition.
Figure 9. Eight bit parity generator
# Eight bit parity generator

begin circuit
begin delays
xordel = (10 & 10)ns;
end delays;
begin types
ttl_xor = (xor, dc=(strong, strong), xordel);
end types;
begin macro evenpar4
begin environment
inputs = (i1, i2, i3, i4);
outputs = (evenp);
end environment;
begin components
ixor1 = (ttl_xor, inputs=(i1, i2), outputs=(int1));
ixor2 = (ttl_xor, inputs=(i3, i4), outputs=(int2));
ixor3 = (ttl_xor, inputs=(int1, int2), outputs=(evenp));
end components;
end macro;
begin environment
inputs = (d0, d1, d2, d3, d4, d5, d6, d7, h);
outputs = (evenpar.h);
end environment;
begin components
lxor = (evenpar4, inputs=(d0, d1, d2, d3, h), outputs=(lpar));
hxor = (evenpar4, inputs=(d4, d5, d6, d7, h), outputs=(hpar));
xor1 = (ttl_xor, inputs=(lpar, hpar), outputs=(evenpar.h));
end components;
end circuit;

Figure 10. Parity generator circuit description

There are a couple of things worth noting at this point that pertain to the use of macros. Note that the components and signal lines inside the macros are not labeled in Figure 9(a). When the user wishes to identify a particular point within a macro to the simulator, the name is input by identifying the macro, typing a `/`, and then identifying the point within the macro. For example, the command

```
watch lxor/int1
```
tells \verb|lisp| to watch the int1 signal within the \texttt{lxor} macro. Unique
points within nested macros are identified by extending the above
notation with additional macro names separated by `/` characters. The
signals listed in the environment specification of the macro are
referenced by the name under which they are known in the circuit
description one level up, where the macro is called and input and out-
put signal names are given.

4. INTERACTIVE CONTROL

The parameters used in controlling the simulated circuit fall
into two major categories, those that are fixed for the duration of a
simulation run, and those that can be modified during the run. Fixed
parameters include the number of logical states used in the simula-
tion, the delay model used in the simulation, and the resolution of
simulated time (the smallest increment of time representable during
the simulation). Modifying these parameters requires the circuit to
be reinitialized and the simulation to start again at time = 0. The
second category is the set of dynamically modifiable parameters.
These parameters may change several times during a single simulation
run. They generally control the operation of the simulator: input
specification, output specification, traced signals, watched signals,
error reporting, forced signals and components, and data collection.

4.1. Fixed parameters

Parameters that are fixed for the duration of a simulation run:
Number of logical states
4 high, low, high impedance, undefined
(for use with unit or fixed delay model)
7 high, low, high impedance, rising, falling,
transition to/from high impedance, undefined
(for use with variable delay model)

Delay model
unit delay
fixed delay
variable delay

Time resolution

The unit delay model is used to test the functional accuracy of the circuit, without concern for timing issues. All components are simulated with a delay of 1 unit, where the unit is not associated with any real time value. This model provides for the fastest execution time, but provides only functional information about circuit performance.

The fixed delay model is used when a more accurate timing model is desired. Components are modeled by a fixed time delay, for worst case analysis a maximum propagation delay would be used. The delay can vary from component to component, and the low to high and high to low propagation delays can be different as well.

The most accurate timing model supported is the variable delay model. Propagation delays through individual components are characterized by a maximum and a minimum value, and the output signal goes to an intermediate logical state during the time interval between the maximum and minimum propagation delays.
There is a potential tradeoff between the execution time of the simulator and the resolution of the simulated time clock. This is due to the assumptions made about event distribution that were used to speed up the event queue processing. With a very fine simulated time resolution it is possible to defeat the assumptions, slowing down the processing of the event queue and thereby slowing down the simulation as a whole. As long as the ratio of the time resolution to the maximum delay specification is somewhat less than 1000, the assumptions should not be endangered and no performance degradation should result. For example, if the time resolution is specified at .1 ns, there should be no problem with the above considerations as long as the maximum delay specification for components in the circuit is less than 100 ns.

4.2. Simulation startup

In order to startup \texttt{lsim} and initialize the simulation, the following command is given to the operating system:

\begin{verbatim}
% lsim circuit init
\end{verbatim}

Circuit is assumed to be the output of the \texttt{circ} circuit compiler or the result of a previously executed save command from within \texttt{lsim}. \texttt{Lsim} will initially execute interactive commands from the file \texttt{init} if present, as well as from the file \texttt{lsimrc} in the user's home directory.
4.3. Interactive commands

There are a host of commands that can be interactively entered during the simulation. These commands are provided to control the runtime operation of leim. They generally provide control over the set of dynamically modifiable parameters associated with the simulation, including input specification, output specification, tracing signals, watching signals, error reporting, forcing stuck-at conditions on signals and components, and controlling data collection. They also provide control over the fixed, or static, parameters described previously. Commands are normally terminated with newline, but can carry over to multiple lines by preceding the newline with a \". When specifying a list of components or signals as arguments to a command, the standard wildcard characters, *' and '?', operate as one would expect. All of the commands can be given through the use of an indirect command file as well as directly from the terminal. The commands are as follows:

1. Alias command

   alias
   alias id
   alias id command

Associate the string id with command so that id can subsequently be used in place of command as an interactive input. When no arguments are specified, the current list of aliases is reported. If only id is given, the alias associated with id is reported. For example,
lsim> alias s set 0
lsim> s a.h

will set the signal a.h to 0.

2. **Collect command**

```
collect on
collect on file
collect out
collect out -p
collect out -c component ...
collect off
collect off -p
collect off -c component ...
```

Turn the data collection facilities on or off, or output data collection results, depending on the argument given. Data collection is initially off. This is useful for monitoring small parts of the simulation without clouding the data with uninteresting portions of the task, such as reading in the circuit description from a disk file. If file is specified, raw data is output to the file suitable for input to the S statistical analysis package. The "-p" flag causes communication between partitions to be reported. The "-c" flag causes the reporting of the number of events processed for each component listed. The two flags can be combined in one command.

3. **Cont command**

```
cont
cont time
```

Continue the simulation for the specified time. If time is not specified, the time given with the last invocation of the cont command is assumed. This command allows the user to easily run the simulation
for a specific amount of time in a repetitive fashion, as is often the case when simulating clocked circuits.

4. **Debug command**

    debug on
    debug off

Turn the debugging output on or off, depending on the argument given. The initial value is off. The output supplied includes messages concerning events being scheduled, retrieval of events from the event queue, and a variety of other messages that are conditional on compile time switches.

5. **Force command**

    force state signal ...
    force state -i component/inp ...
    force state -o component/outp ...

Force the level of the specified signals, component inputs, or component outputs to the given logical state. This simulates a stuck-at condition for fault simulation. For example,

    lsim> force 1 a.h

puts the a.h signal in a stuck-at-1 state. The logical state of this signal now cannot be modified by the simulator until it is explicitly freed using the free command described below. Component inputs and outputs are numbered starting with 1, so the output of a gate with only a single output would be specified by component/1. The "-i" and "-o" signify that the identifiers to follow are component inputs and outputs, respectively. They do not have to be immediately after the
state specification, but may follow a list of signals. A "-s" option is also available, to signify that the identifiers to follow are signals. This is to allow signals to follow component inputs and outputs on the command line. For example,

```
force 0 -i ff1/2 -s a.h
  force to state 0 <--- | | | |
  component input to follow <-------- | | | |
  component name <---------- | | |
  component input #2 <---------- | |
  signal to follow <-------------- |
  signal name <-------------------
```

would put both the second input to the component ff1 and the signal a.h in a stuck-at-0 state. Wildcarding is not allowed for component inputs and outputs, but is supported for signals.

6. Free command

```
free -i *
free -o *
free signal ...
free -i component/inp ...
free -o component/outp ...
```

Free the specified signals, component inputs, or component outputs from their stuck-at-fault condition as established by the force command. This allows the simulator to set their logical state. The "-i", "-o", and "-s" options work as in the force command. For example,

```
free -o not1/1
  component output to follow <--- | |
  component name <-------- |
  component output #1 <--------
```

frees the first output of component not1 from a previously specified
stuck-at condition. Specifying "x" as the argument frees all the com-
ponent inputs or outputs that are currently being forced. This is the
only wildcarding allowed for component inputs and outputs. Signal
wildcarding is fully supported.

7. Halt command

    halt time

Halt the simulation at the specified simulated time. This command
allows the user to regain control of the simulation at some predeter-
mined simulated time.

8. Init command

    init
    init delmodel
    init time
    init delmodel time

Reinitialize the simulator state, setting all signals to
"x" (undefined) except the primary inputs. Delmodel must be one of
"unit", "fixed", or "variable". If specified, it is used as the delay
model in further simulation. The initial delay model is unit delay.
Time is used to set the resolution of the simulated time clock, the
initial value of which is 1 ns. This is the command that sets the
fixed parameters described in the previous section. Note that these
parameters can only be changed when the simulator state is being rein-
itialized. For example,

    lsim> init variable 100 ps

reinitializes the simulator. indicates the variable delay model is to
be used, and specifies the resolution of the simulated clock as 100 ps, or .1 ns.

9. Input command

input signal statelist
input signal statelist p
input signal statelist time
input signal statelist p time

Specify periodic input for signal. Statelist is the sequence of logical states for the signal to traverse. A repetition factor may precede a state in the list if it is delimited by parentheses. If the "p" is given, the sequence of states is assumed to be repeating. This is the mechanism used to specify periodic input waveforms, such as clock signals. Time is the time associated with each state in the list, the default value is 1 ns. For example,

input phi1 (49)10(49)00 p
input phi2 (49)00(49)10 p

signal name <-----  \                      \                      \                      \                      \                      
repetition factor <--------  \                \                \                \                \                
logical state <----------  \                \                \                \                \                
logical state <----------  \                \                \                \                \                
repetition factor <--------  \                \                \                \                \                
logical state <----------  \                \                \                \                \                
logical state <----------  \                \                \                \                \                
indicate periodic input <-------------------

Defines two periodic inputs on the signals phi1 and phi2, each with a period of 100 ns. The signal phi1 is high for 49 ns and then low for 51 ns. The signal phi2 is low for 50 ns, high for 49 ns, and then low for 1 ns. These two signals could then be used as a 10 MHz two phase non-overlapping clock input. The signal must be a primary input, one of the signals given in the environment specification of circ.
10. **Link command**

```
link file
link file entrypoint ...
```

Dynamically link the specified file to `lsim` so that the entrypoints can be called using the `run` command. If no entrypoints are specified, `_sim` is assumed.

11. **Noerr command**

```
noerr signal ...
noerr -c component ...
```

Ignore error messages concerning the given signals or components. The `-c` signifies that the identifiers to follow are components. It does not have to be immediately after the `noerr` command, but may follow a list of signals. A `-s` option is also available, to signify that the identifiers to follow are signals. This is to allow signals to follow components on the command line. For example,

```
lsim> noerr -c *
```

turns off error reporting for all components in the circuit; spike errors, setup time violations, and hold time violations are not longer reported to the user when they occur.

12. **Output command**

```
output time
output -t time
output off
```

Periodically output the logical state of watched signals. The period
is set by the input time. If the "-t" option is given, output is assumed to be going to the terminal and the column headers are repeated every 24 lines. If the argument is "off", periodic output is stopped.

13. **Quiet command**

    quiet on  
    quiet off

Turn quiet mode on or off, depending on the argument given. Quiet mode determines whether the commands executed as the result of a source command or the third argument to *lsim* are echoed to the terminal. The initial value is off, echoing takes place. This command is useful when using long indirect command files and it is annoying to watch all the output that is generated.

14. **Quit command**

    quit

Exit *lsim* and return to the operating system.

15. **Read command**

    read file

Input a circuit description from file. The file should either be the output of the *circ* circuit compiler, or the result of a previously executed *save* command.

16. **Repterr command**
repterr signal ...
repterr -c component ...

Report error messages concerning the given signals or components. This is the default condition for every circuit location. The repterr command is provided to negate the affects of a previously specified noerr command. The "-c" and "-s" options work as in the noerr command.

17. Run command

run
run entrypoint

Execute the code at the specified entrypoint. If the entrypoint is not given, "_sim" is used. It is assumed that the entrypoint was previously linked to lsim using the link command.

18. Save command

save file

Retain the current state of the simulator in file. This file can later be input with the read command to continue the simulation at the present point.

19. Set command

set state signal ...
set state -c component/outp ...

Set the logical state of the specified signals or component outputs to the given input state. The signals are only set once and can be overridden at a later time by the simulator if the signal specified is
driven by one or more component outputs. The component outputs can be overridden if the inputs to the component change state. Signals do not have to be primary inputs as in the input command. For example,

```
lsim> set x ena.h dl.h
```

sets the signals ena.h and dl.h to the x (undefined) state. If either of the two signals are connected to the output of a component and the component changes state, the signal is not forced to the undefined state, but instead will follow the component output. Component outputs are numbered starting with 1, so the output of a gate with only a single output would be specified by component/1. The "-c" signifies that the identifiers to follow are component outputs. It does not have to be immediately after the state specification, but may follow a list of signals. A "-s" option is also available, to signify that the identifiers to follow are signals. This is to allow signals to follow component outputs on the command line. Wildcarding is not allowed for component outputs, but is supported for signals.

20. Sh command

```
sh
```

Invoke an interactive version of the shell. If the environment variable SHELL cannot be found, /bin/csh is invoked. This command is useful only in the UNIX environment, and a compile time switch is included to enable or disable the execution of sh.

21. Show command
show signal ...
show -c component ...

Output the logical state of the specified signals and/or components. The "-c" signifies that the identifiers to follow are components. It does not have to be immediately after the show command, but may follow a list of signals. A "-s" option is also available, to signify that the identifiers to follow are signals. This is to allow signals to follow components on the command line.

22. Source command

source file

Execute interactive commands from file. If the quit command is not present in the indirect command file, return to interactive input on completion. The source command can be nested.

23. Start command

start

Initiate the simulation. The simulation stops when the simulated time specified in a halt command is encountered, or the event queue becomes empty. The simulation can be interrupted with the interrupt signal in the UNIX environment. Usually this is a control-C typed from the controlling terminal.

24. Status command

status

Output the status of all signals that are being traced, watched, or
forced.

25. **Step command**

   step

Single step the simulation. Perform one iteration of the simulation loop, processing one event from the event queue.

26. **Time command**

   time

Output the current simulated time. Time is unitless if the current delay model is unit delay, otherwise the units depend on the resolution of the simulated time clock.

27. **Toggle command**

   toggle signal ...

For each signal specified, if its state is "1" set it to "0" and if its state is "0" set it to "1".

28. **Trace command**

   trace signal ...

Add the list of signals specified to those being traced. A traced signal causes an output message to be generated whenever the logical state of the signal is modified.

29. **Unalias command**

   unalias id
Remove id from the list of aliases.

30. **Untrace command**

    untrace signal ...

Remove the list of signals from those being traced.

31. **Unwatch command**

    unwatch signal ...

Remove the list of signals from those being watched.

32. **Watch command**

    watch signal ...

Add the list of signals specified to those being watched. The logical state of watched signals is output on a periodic basis under control of the output command. The position of a signal in the list of watched signals can be set by specifying a "-number" option before the signal name. The default position is the end of the list.

4.4. **Output Format**

The output format is one of the major determining factors in deciding whether any program is truly useful or is more of a hindrance than a help. With this in mind, several options have been provided to give the user some flexibility in the quantity and format of output available from the simulator.

There are two techniques that can be used to follow the logical state of signals in the circuit. The first technique, as demonstrated
in earlier, uses the watch and output commands to control the periodic output of signals that are of interest. Figure 11 gives a more illustrative example that demonstrates the rising and falling logical states along with the previously seen high, low, and undefined states. Note that all of the logical states other than high and low are printed in the center of the column and identified with the appropriate symbol. The column headers are repeated every 24 lines because of the -t option given in the output command, telling leim that the output is to a terminal. This insures that the column headers are on the terminal screen during the entire run. The choice of a vertical orientation for the signal traces was based on two major considerations. The first was the ability to output long printouts on continuous forms in an orderly manner. If the standard output of the leim program is redirected to a file or the printer, there is no bias toward the output being limited to a 24 line by 80 column screen. Additional signals can be watched, spreading the output across 132 columns, and the column headers will not be repeated if the -t switch is left off of the output command. The second consideration that motivated the vertical output format was a desire to maintain the portability of the program from one terminal to the next. A horizontal scroll would require cursor positioning capability on the part of the terminal that is not standard for all terminals. The vertical format does not require any non-standard terminal capabilities.

The second technique that is used to follow the logical state of signals utilizes the trace command. After a signal has been listed as being traced, every time that the state of the signal changes an
% lsim circuit.ls
Simulator state input from file circuit.ls
Current simulated time = 0 units.
lsim> init variable
lsim> set 0 a.h
lsim> input b.h (28)0rrrr(28)1ffff p
lsim> input clk.h (16)0(8)1(8)0 p
lsim> watch a.h b.h di.l di.h clk.h dout.h dout.l
lsim> output -t 1 ns
lsim> status
  a.h             = 0 (watched) (1)
  b.h             = 0 (watched) (2)
  di.l            = x (watched) (3)
  di.h            = x (watched) (4)
  clk.h           = 0 (watched) (5)
  dout.h          = x (watched) (6)
  dout.l          = x (watched) (7)
lsim> halt 64 ns
lsim> start
ns     1    2    3    4    5    6    7
0      0    x    x    0    x    x    x
1      0    x    x    x    0    x    x
2      0    x    x    x    0    x    x
3      0    x    x    x    0    x    x
4      0    x    x    x    0    x    x
5      0    x    x    x    0    x    x
6      0    x    x    x    0    x    x
7      0    x    x    x    0    x    x
8      0    x    x    x    0    x    x
9      0    x    x    x    0    x    x
10     0    x    x    x    0    x    x
11     0    x    x    x    0    x    x
12     0    x    x    x    0    x    x
13     0    x    x    x    0    x    x
14     0    x    x    x    0    x    x
15     0    x    x    x    0    x    x
16     0    x    x    x    0    x    x
17     0    x    x    x    0    x    x
18     0    x    x    x    0    x    x
19     0    x    x    x    0    x    x
20     0    x    x    x    0    x    x
21     0    x    x    x    0    x    x

Figure 11. Periodic output
<table>
<thead>
<tr>
<th>ns</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>22</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>1:0</td>
<td>1:0</td>
<td>1:0</td>
<td>1:0</td>
</tr>
<tr>
<td>23</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>1:0</td>
<td>1:0</td>
<td>1:0</td>
<td>1:0</td>
</tr>
<tr>
<td>24</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>25</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>26</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>27</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>28</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>29</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>30</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>31</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>32</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>33</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>34</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>35</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>36</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>37</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>38</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>39</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>40</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>41</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>42</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
<tr>
<td>43</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1:0</td>
</tr>
</tbody>
</table>

Simulation halted at time = 64 ns.

Figure 11. Periodic output (cont)
output statement is printed notifying the user that the change has taken place. This technique is useful for keeping track of a large number of infrequently changing signals when watching them all would cause wraparound on an output device limited to 80 columns. A sample of the output generated by the trace command is given in Figure 12. The same inputs are used to drive the circuit as in the periodic output example earlier. The trace output is not nearly as easily readable as the periodic output, but can be useful if a large number of signals are to be monitored.

There is no restriction on the number of signals that can be watched or traced. The usefulness of the periodic output is seriously

% lsim circuit.ls
Simulator state input from file circuit.ls
Current simulated time = 0 units.
lsim> init variable
lsim> set 0 a.h
lsim> input b.h (28)0rrrr(28)1ffff p
lsim> input clk.h (15)0(8)1(8)0 p
lsim> trace dout.h dout.1
lsim> status
dout.h = x (traced)
dout.1 = x (traced)
lsim> halt 64 ns
lsim> start
Signal dout.h modified from x to 0 at time = 22 ns.
Signal dout.1 modified from x to 1 at time = 22 ns.
Signal dout.h modified from 0 to r at time = 52 ns.
Signal dout.1 modified from 1 to f at time = 52 ns.
Signal dout.h modified from r to 1 at time = 54 ns.
Signal dout.1 modified from f to 0 at time = 54 ns.
Simulation halted at time = 64 ns.
lsim>

Figure 12. Trace output
degraded, however, if enough signals are watched to cause the output lines to wrap around. There is no reason why some signals could not be watched while others are traced.

5. PROGRAMMING INTERFACE

In addition to the interactive interface, \texttt{lsim} supports a programming interface designed to allow the generation of test vectors and running of the simulation in an automated fashion. The additional code supplied by the user is linked into \texttt{lsim} at run time using the link interactive command and is initiated with the run command.

There are three header files that are needed when writing code to be linked to \texttt{lsim}, they are "types.h", "macros.h", and "lsim.ext.h". The calls available are as follows:

1. \texttt{Sntor}

\begin{verbatim}
struct signaltype *sntor(name)
char *name;
\end{verbatim}

Given a signal name, \texttt{sntor} returns a pointer to the signal record or \texttt{NULL} if it cannot find the signal.

2. \texttt{Trace}

\begin{verbatim}
int trace(signal)
struct signaltype *signal;
\end{verbatim}

Given a signal pointer, \texttt{trace} enables the tracing of the signal. TRUE is returned if successful, FALSE is returned if the signal cannot be found or is already being traced.

3. \texttt{Untrace}
int untrace(signal)
        struct signaltype *signal;

Given a signal pointer, untrace disables the tracing of the signal.
TRUE is returned if successful. FALSE is returned if the signal cannot
be found or is not currently being traced.

4. Set

int set(signal, state, time)
        struct signaltype *signal;
        int state, time;

Given a signal pointer, a state, and a time, set schedules an event to
set the signal to the state at the given time. The state must be from
a list of provided states. The time is in picoseconds. If there is
no problem with the input, the scheduling takes place and TRUE is
returned, otherwise FALSE is returned.

5. Start

struct signaltype *start()

Start initiates the simulation. It returns a pointer to a signal that
indicates which traced signal changed its value. NULL is returned
when the simulation terminated due to a HALTRUN event or an empty
event queue.

6. Halt

int halt(time)
        int time;

Given a time, halt schedules a HALTRUN event for the given time. If
the input time is less than the current time. FALSE is returned.
Otherwise, TRUE is returned.

7. **Cont**

    struct signaltype *cont(time)
    int time;

Cont combines the halt and start calls into one entry point. A **HALTRUN** event is scheduled for crtime+time and the simulation is initiated. Cont returns a pointer to a signal that indicates which traced signal changed its value. NULL is returned when the simulation terminated due to a **HALTRUN** event or an empty event queue.

8. **Force_s**

    int force_s(signal.state)
    struct signaltype *signal;
    int state;

Given a signal pointer and a state, force_s establishes a stuck-at condition on the signal. The state must be from a list of provided states.

9. **Force_i**

    int force_i(comp,conn,state)
    struct comptype *comp;
    int conn,state;

Given a component pointer, input connection, and a state, force_i establishes a stuck-at condition on the component input. The state must be from a list of provided states.

10. **Force_o**
int force_o(comp, conn, state)  
struct comptype *comp;  
int conn, state;  

Given a component pointer, output connection, and a state, force_o  
establishes a stuck-at condition on the component output. The state  
must be from a list of provided states.

11. Free_s

int free_s(signal)  
struct signaltype *signal;  

Given a signal pointer, free_s eliminates any stuck-at conditions that  
existed on the signal.

12. Free_i

int free_i(comp, conn)  
struct comptype *comp;  
int conn;  

Given a component pointer and input connection, free_i eliminates any  
stuck-at conditions that existed on the component input.

13. Free_o

int free_o(comp, conn)  
struct comptype *comp;  
int conn;  

Given a component pointer and output connection, free_o eliminates any  
stuck-at conditions that existed on the component output.

14. Command

int command(str)  
char *str;
Command allows the programmer to use any of the interactive commands by providing a text string containing the command. TRUE is returned if the command is a valid command. FALSE is returned otherwise.

6. DEBUGGING TOOLS

As a help in debugging both the connectivity of circuits and the operation of the simulator itself, the lsread state debugger is available. When invoked with the following format,

```
% lsread circuit
```

the circuit description specified is read in and a human readable version is output to stdout. Included in this description is the connectivity of the circuit, the state of each signal and component, the event queue, and the trace list (the list of items being traced, watched, or forced).
Appendix A

Component Types Available with LsiM

The available components are:

**and**

**ANDE gate**

- **Inputs:** variable (default 2)
- **Outputs:** 1
- **Default delay:** \(1, 1, 1 \; \& \; 1, 1, 1 \; \& \; 0, 0, 0 \; \& \; 0, 0, 0)\text{ns}
- **Output driving capability:** function of component (default strong high and low)
- **Bugs:** None known.

**or**

**OR gate**

- **Inputs:** variable (default 2)
- **Outputs:** 1
- **Default delay:** \(1, 1, 1 \; \& \; 1, 1, 1 \; \& \; 0, 0, 0 \; \& \; 0, 0, 0)\text{ns}
- **Output driving capability:** function of component (default strong high and low)
- **Bugs:** None known.

**nand**

**NAND gate**

- **Inputs:** variable (default 2)
- **Outputs:** 1
- **Default delay:** \(1, 1, 1 \; \& \; 1, 1, 1 \; \& \; 0, 0, 0 \; \& \; 0, 0, 0)\text{ns}
- **Output driving capability:** function of component (default strong high and low)
- **Bugs:** None known.

**nor**

**NOR gate**

- **Inputs:** variable (default 2)
- **Outputs:** 1
- **Default delay:** \(1, 1, 1 \; \& \; 1, 1, 1 \; \& \; 0, 0, 0 \; \& \; 0, 0, 0)\text{ns}
- **Output driving capability:** function of component (default strong high and low)
- **Bugs:** None known.
xor exclusive OR gate

Inputs: 2
Outputs: 1
Default delay: (1,1,1 $ 1,1,1 $ 0,0,0 $ 0,0,0)ns
Output driving capability: function of component (default strong high and low)
Bugs: None known.

not NOT gate

Inputs: 1
Outputs: 1
Default delay: (1,1,1 $ 1,1,1 $ 0,0,0 $ 0,0,0)ns
Output driving capability: function of component (default strong high and low)
Bugs: None known.

buff non-inverting buffer

Inputs: 1
Outputs: 1
Default delay: (1,1,1 $ 1,1,1 $ 0,0,0 $ 0,0,0)ns
Output driving capability: function of component (default strong high and low)
Bugs: None known.

dff level sensitive D flip flop

Inputs: 2 (clock=1, data=2)
Outputs: 2 (true=1, complemented=2)
Default delay: (1,1,1 $ 1,1,1 $ 0,0,0 $ 0,0,0)ns
Output driving capability: function of component (default strong high and low)
Note: Output follows input when clock is high, input is latched when clock goes low.
Bugs: None known.

etdff positive edge triggered D flip flop

Inputs: 2 (clock=1, data=2)
Outputs: 2 (true=1, complemented=2)
Default delay: (1,1,1 $ 1,1,1 $ 0,0,0 $ 0,0,0)ns
Output driving capability: function of component (default strong high and low)
Note: Input is latched when clock goes high.
Bugs: None known.
rsff RS flip flop

Inputs: 2 (set=1, reset=2)
Outputs: 2 (true=1, complemented=2)
Default delay: (1,1,1 $ 1,1,1 $ 0,0,0 $ 0,0,0)\,ns
Output driving capability: function of component (default strong high and low)
Bugs: None known.

jkff JK flip flop

Inputs: 3 (clock=1, J=2, K=3)
Outputs: 2 (true=1, complemented=2)
Default delay: (1,1,1 $ 1,1,1 $ 0,0,0 $ 0,0,0)\,ns
Output driving capability: function of component (default strong high and low)
Note: Input is latched when clock goes high.
Bugs: None known.

jkr
djff JK flip flop w/set reset

Inputs: 5 (clock=1, J=2, K=3, set=4, reset=5)
Outputs: 2 (true=1, complemented=2)
Default delay: (1,1,1 $ 1,1,1 $ 0,0,0 $ 0,0,0)\,ns
Output driving capability: function of component (default strong high and low)
Note: JK inputs are latched when clock goes high, RS inputs are asynchronous.
Bugs: None known.

passtrans n channel bidirectional pass transistor

Inputs: 2 (gate=1, source=2)
Outputs: 1 (drain)
Default delay: (0,0,0 $ 0,0,0 $ 1,1,1 $ 1,1,1)\,ns
Output driving capability: function of input signal
Note: Input #2 and output #1 are treated the same, both are actually i/o connections. It is not an inertial gate, so spike errors are not checked for.
Bugs: None known.
pptran  p channel bidirectional pass transistor

Inputs: 2 (gate=1, source=2)
Outputs: 1 (drain)
Default delay: (0.0, 0.0 $ 0.0, 0 $ 1.1, 1 $ 1.1, 1) ns
Output driving capability: function of input signal
Note: Input #2 and output #1 are treated the same, both are actually i/o connections. It is not an inertial gate, so spike errors are not checked for.
Bugs: None known.

unptran  n channel unidirectional pass transistor

Inputs: 2 (gate=1, source=2)
Outputs: 1 (drain)
Default delay: (0.0, 0.0 $ 0.0, 0 $ 1.1, 1 $ 1.1, 1) ns
Output driving capability: function of input signal
Note: This component will not help detect sneak paths, it is unidirectional only.
Bugs: None known.

upptran  p channel unidirectional pass transistor

Inputs: 2 (gate=1, source=2)
Outputs: 1 (drain)
Default delay: (0.0, 0.0 $ 0.0, 0 $ 1.1, 1 $ 1.1, 1) ns
Output driving capability: function of input signal
Note: This component will not help detect sneak paths, it is unidirectional only.
Bugs: None known.

resistor             resistor

Inputs: 1
Outputs: 1
Default delay: (1.1, 1 $ 1.1, 1 $ 0.0, 0 $ 0.0, 0) ns
Output driving capability: function of component (default weak high and low)
Note: Input and output are treated the same, both are actually i/o connections. It is not an inertial gate, so spike errors are not checked for.
Bugs: None known.
linedelay  line delay component

Inputs: 1
Outputs: 1
Default delay: (1,1,1 $ 1,1,1 $ 0,0,0 $ 0,0,0)ns
Output driving capability: function of input signal
Note: It is not an inertial gate, so spike errors are not checked for.
Bugs: None known.

arbiter  arbiter component

Inputs: 2
Outputs: 2
Default delay: (1,1,1 $ 1,1,1 $ 0,0,0 $ 0,0,0)ns
Output driving capability: function of component (default strong high and low).
Bugs: Variable delay not tested. Spike errors might be erroneously reported.
Appendix B
Identifiers and Reserved Words

An identifier is a string of the following characters:

a-z A-Z 0-9 [ ] . _ '

It must begin with a letter or the character "[" and must not be one of the reserved words. The reserved words are as follows:

begin
end
circuit
delays
types
macro
environment
components
ms
us
ns
ps
inputs
outputs
strong
weak
st
ht
dc
NAME
circ - circuit compiler for digital logic simulator

SYNOPSIS
circ infile [ outfile ]

DESCRIPTION
Circ inputs a textual circuit description from infile and generates a
circuit description in outfile suitable for reading by lsim. Infile can
be a """" to indicate that input is to come from the standard input. If
outfile is not specified, standard out is assumed.

AUTHOR
Roger Chamberlain

SEE ALSO
lsim(1WU), lsread(1WU), lscnt(1WU)
Sci., Washington Univ., St. Louis, MO.

R. D. Chamberlain, Lsim: A Gate-Switch Level Logic Simulator, M. S.
Res. Center, Washington Univ., St. Louis, MO.

BUGS
There are a few things that are supported in Lsim that the input
language to circ is not robust enough to handle.

Her is the extra stuff
referred to in the note with
the tech. rep. It goes
to EE with one copy of the
report. (It should be placed
at the end).  Roger

Printed 1/13/87 17 July 1986 1
NAME
lscnt - component count for digital logic simulator

SYNOPSIS
lscnt filename

DESCRIPTION
Lscnt inputs a circuit description from filename and generates a count of all the components which is sent to stdout.

AUTHOR
Roger Chamberlain

SEE ALSO
lsim(1WU), circ(1WU), lsread(1WU)


BUGS
If the circuit description file is not well formed, nothing will be output.
NAME
lsim - digital logic simulator

SYNOPSIS
lsim [ circuit [ init ]]

DESCRIPTION
Lsim is a digital logic simulator that models circuits using a discrete event simulation algorithm. It supports unit, fixed, and variable delay models. Signal levels are represented by one of seven logical states:

1   high
0   low
z   high impedance
x   undefined
r   rising
f   falling
t   transition to/from high z

The last three of which are only significant when using the variable delay model.

Lsim inputs a circuit description from the file circuit and interactively simulates the circuit. Circuit should either be the output of the circ circuit compiler or the result of a previously executed save command from within lsim. Lsim will initially execute commands from the file init if present, as well as from the file .lsimrc in the user's home directory.

Commands are normally terminated with newline, but can carry over to multiple lines by preceding the newline with a '\'. When specifying a list of components or signals as arguments to a command, the standard wildcard characters, '*' and '?', operate as one would expect. The following commands are recognized interactively from the terminal as well as in the files init and .lsimrc.

alias
alias id
alias id command
    Associate the string id with command so that id can subsequently be used in place of command as an interactive command. When no arguments are specified, the current list of aliases is reported. If only id is given, the alias associated with id is reported.

collect on
collect on file
collect out
collect out -p
collect out -c component ...
collect off
collect off -p
collect off -c component ...
Turn the data collection facilities on or off, or output data collection results, depending on the argument given. Data collection is initially off. If file is specified, raw data is output to the file suitable for input to the S statistical analysis package. The "-p" flag causes communication between partitions to be reported. The "-c" flag causes the reporting of the number of events processed for each component listed. The two flags can be combined in one command.

cont
time
Continue the simulation for the specified time. If time is not specified, the time given with the last invocation of the cont command is assumed.

debug on
debug off
Turn the debugging output on or off, depending on the argument given. The initial value is off. The output supplied is probably undecipherable unless you understand the internals of the simulator.

force state signal ...
force state -i component/inp ...
force state -o component/ouzp ...
Force the level of the specified signals, component inputs, or component outputs to the given logical state. This simulates a stuck-at condition for fault simulation. Component inputs and outputs are numbered starting with 1, so the output of a gate with only a single output would be specified by component/1. The "-i" and "-o" signify that the identifiers to follow are component inputs and outputs, respectively. They do not have to be immediately after the state specification, but may follow a list of signals. A "-s" option is also available, to signify that the identifiers to follow are signals. This is to allow signals to follow component inputs and outputs on the command line. Wildcarding is not allowed for component inputs and outputs, but is supported for signals.

free -i *
free -o *
free signal ...
free -i component/inp ...
free -o component/ouzp ...
Free the specified signals, component outputs, or component inputs from their stuck-at fault condition. This allows the simulator to establish their logical state. The "-i", "-o", and "-s" options work as in the force command. Specifying "*" as the argument frees all the component inputs or outputs that are currently being forced. This is the only wildcarding allowed for component inputs and outputs. Signal wildcarding is fully supported.
halt time
   Halt the simulation at the specified simulated time.

init
init delmodel
init time
init delmodel time
   Reinitialize the simulator state, setting all signals to x (undefined) except the primary inputs. Delmodel must be one of "unit", "fixed", or "variable". If specified, it is used as the delay model in further simulation. The initial delay model is unit delay. Time is used to set the resolution of the simulated time clock, the initial value of which is 1 ns.

input signal statelist
input signal statelist p
input signal statelist time
input signal statelist p time
   Specify periodic input for signal. Statelist is the sequence of logical states for the signal to traverse. A repetition factor may precede a state in the list if it is delimited by parentheses. If the p is given, the sequence of states is assumed to be repeating, otherwise the final state is maintained. Time is the time associated with each state in the list, the default value is 1 ns. Signal must be a primary input.

link file
link file entrypoint ...
   Dynamically link the specified file to lsim so that the entrypoints can be called using the run command. If no entrypoints are specified, "_sim" is assumed.

noerr signal ...
noerr -c component ...
   Ignore error messages concerning the given signals or components. The "-c" signifies that the identifiers to follow are components. It does not have to be immediately after the noerr command, but may follow a list of signals. A "-s" option is also available, to signify that the identifiers to follow are signals. This is to allow signals to follow components on the command line.

output time
output -t time
output off
   Periodically output the logical state of watched signals. The period is set by time. If the "-t" option is given, output is assumed to be going to the terminal and the column headers are repeated every 24 lines. If the argument is off, periodic output is stopped.

quiet on
quiet off
Turn quiet mode on or off, depending on the argument given. Quiet mode determines whether the commands executed as the result of a source command or the third argument to lsim are echoed to the terminal. The initial value is off, echoing takes place.

quit
Exit lsim and return to the Shell.

read file
Input a circuit description from file. The file should either be the output of the circ circuit compiler, or the result of a previously executed save command.

repterr signal ...
repterr -c component ...
Report error messages concerning the given signals or components. This is the default condition for every circuit location. The repterr command is provided to negate the affects of a previously specified noerr command. The "-c" and "-s" options work as in the noerr command.

run run entrypoint
Execute the code at the specified entrypoint. If entrypoint is not given, "_sim" is used. It is assumed that entrypoint was previously linked to lsim using the link command.

save file
Retain the current state of the simulator in file. This file can later be input with the read command to continue the simulation at the present point.

set state signal ...
set state -c component/outp ...
Set the logical state of each of the given signals or component outputs to state. The signals are only set once and can be overridden at a later time by the simulator if the signal specified is driven by one or more component outputs. The component outputs can be overridden if the inputs to the component change state. Component outputs are numbered starting with 1, so the first (true) output of a d flip flop would be specified by component/1. This is the same as in the force command. The "-c" signifies that the identifiers to follow are component outputs. They do not have to be immediately after the state specification, but may follow a list of signals. A "-s" option is also available, to signify that the identifiers to follow are signals. This is to allow signals to follow component outputs on the command line. Wildcarding is not allowed for component outputs, but is supported for signals.

sh
Invoke an interactive version of the Shell. If the environment
variable SHELL cannot be found, /bin/csh is invoked.

show signal ...
show -c component ...
Output the logical state of the specified signals and/or components. The "-c" signifies that the identifiers to follow are components. It does not have to be immediately after the show command, but may follow a list of signals. A "-s" option is also available, to signify that the identifiers to follow are signals. This is to allow signals to follow components on the command line.

source file
Execute interactive commands from file. If the quit command is not present in the indirect command file, return to interactive input on completion. The source command can be nested.

start
Initiate the simulation. The simulation stops when the simulated time specified in a halt command is encountered, or the event queue becomes empty. The simulation can be interrupted with the interrupt signal, typically control-C from the controlling terminal.

status
Output the status of all signals that are being traced, watched, or forced.

step
Single step the simulation. Perform one iteration of the simulation loop, processing one event from the event queue.

time
Output the current simulated time. Time is unitless if the current delay model is unit delay, otherwise the units depend on the resolution of the simulated time clock.

toggle signal ...
For each signal specified, if its state is "1" set it to "0" and if its state is "0" set it to "1".

trace signal ...
Add the list of signals specified to those being traced. A traced signal causes an output message to be generated whenever the logical state of the signal is modified.

unalias id
Remove id from the list of aliases.

untrace signal ...
Remove the list of signals from those being traced.
unwatch signal ...
Remove the list of signals from those being watched.

watch signal ...
Add the list of signals specified to those being watched. The logical state of watched signals is output on a periodic basis under control of the output command. The position of a signal in the list of watched signals can be set by specifying a "-number" option before the signal name. The default position is the end of the list.

In addition to the interactive interface, lsim supports a programming interface designed to allow the generation of test vectors and running of the simulation in an automated fashion. The following header files are needed when using this interface:

    types.h
    macros.h
    lsim_ext.h

The calls available are as follows:

struct signaltype *sntor(name)
    char *name;

Given a signal name, sntor returns a pointer to the signal record or NULL if it cannot find the signal.

int trace(signal)
    struct signaltype *signal;

Given a signal pointer, trace enables the tracing of the signal. TRUE is returned if successful, FALSE is returned if the signal cannot be found or is already being traced.

int untrace(signal)
    struct signaltype *signal;

Given a signal pointer, untrace disables the tracing of the signal. TRUE is returned if successful, FALSE is returned if the signal cannot be found or is not currently being traced.

int set(signal, state, time)
    struct signaltype *signal;
    int state, time;

Given a signal pointer, a state, and a time, set schedules an event to set the signal to the state at the given time. The state must be from a list of provided states. The time is in picoseconds. If there is no problem with the input, the scheduling takes place and TRUE is returned, otherwise FALSE is returned.
struct signtype *start()

Start initiates the simulation. It returns a pointer to a signal
that indicates which traced signal changed its value. NULL is
returned when the simulation terminated due to a HALTRUN event or
an empty event queue.

int halt(time)
    int time;

Given a time, halt schedules a HALTRUN event for the given time.
If the input time is less than the current time, FALSE is
returned. Otherwise, TRUE is returned.

struct signtype *cont(time)
    int time;

Cont combines the halt and start calls into one entry point. A
HALTRUN event is scheduled for ctime+time and the simulation is
initiated. Cont returns a pointer to a signal that indicates
which traced signal changed its value. NULL is returned when the
simulation terminated due to a HALTRUN event or an empty event queue.

int force_s(signal,state)
    struct signtype *signal;
    int state;

Given a signal pointer and a state, force_s establishes a stuck-at
condition on the signal. The state must be from a list of pro-
vided states.

int force_i(comp,conn,state)
    struct comptype *comp;
    int conn,state;

Given a component pointer, input connection, and a state, force_i
establishes a stuck-at condition on the component input. The
state must be from a list of provided states.

int force_o(comp,conn,state)
    struct comptype *comp;
    int conn,state;

Given a component pointer, output connection, and a state, force_o
establishes a stuck-at condition on the component output. The
state must be from a list of provided states.

int free_s(signal)
    struct signtype *signal;

Given a signal pointer, free_s eliminates any stuck-at conditions
that existed on the signal.

```c
int free_i(comp, conn)
    struct comptype *comp;
    int conn;

Given a component pointer and input connection, `free_i` eliminates
any stuck-at conditions that existed on the component input.

int free_o(comp, conn)
    struct comptype *comp;
    int conn;

Given a component pointer and output connection, `free_o` eliminates
any stuck-at conditions that existed on the component output.

int command(str)
    char *str;

Command allows the programmer to use any of the interactive com-
mands by providing a text string containing the command. TRUE is
returned if the command is a valid command. FALSE is returned
otherwise.

AUTHOR
Roger Chamberlain

SEE ALSO
    circ(1WU), lsread(1WU), lsctn(1WU)

Sci., Washington Univ., St. Louis, MO.

R. D. Chamberlain, `Lsim: A Gate-Switch Level Logic Simulator`, M. S.
Res. Center, Washington Univ., St. Louis, MO.

BUGS
There are a multitude of features that could still be implemented.
NAME
lsread - state debugger for digital logic simulator

SYNOPSIS
lsread filename

DESCRIPTION
Lsread inputs a circuit description from filename and generates a human readable description and sends it to stdout.

AUTHOR
Roger Chamberlain

SEE ALSO
lsim(1WU), circ(1WU), lscnt(1WU)


BUGS
If the circuit description file is not well formed, nothing will be output.