Simple Analytic Performance Models for Streaming Data Applications Deployed on Diverse Architectures

Authors: Jonathan C. Beard, Roger D. Chamberlain, and Mark A. Franklin

Modern hardware is inherently heterogeneous. With heterogeneity comes multiple abstraction layers that hide underlying complex systems. While hidden, this complexity makes quantitative performance modeling a difficult task. Designers of high-performance streaming applications for heterogeneous systems must contend with unpredictable and often non-generalizable models to predict performance of a particular application and hardware mapping. This paper outlines a computationally simple approach that can be used to model the overall throughput and buffering needs of a streaming application on heterogeneous hardware. The model presented is based upon a hybrid maximum flow and decomposed discrete queueing model. The utility of the model is assessed using a set of real and synthetic benchmarks with model predictions compared to measured application performance.

... Read complete abstract on page 2.

Follow this and additional works at: http://openscholarship.wustl.edu/cse_research

Part of the Computer Engineering Commons, and the Computer Sciences Commons

Recommended Citation
http://openscholarship.wustl.edu/cse_research/100
Simple Analytic Performance Models for Streaming Data Applications
Deployed on Diverse Architectures

Complete Abstract:

Modern hardware is inherently heterogeneous. With heterogeneity comes multiple abstraction layers that hide underlying complex systems. While hidden, this complexity makes quantitative performance modeling a difficult task. Designers of high-performance streaming applications for heterogeneous systems must contend with unpredictable and often non-generalizable models to predict performance of a particular application and hardware mapping. This paper outlines a computationally simple approach that can be used to model the overall throughput and buffering needs of a streaming application on heterogeneous hardware. The model presented is based upon a hybrid maximum flow and decomposed discrete queueing model. The utility of the model is assessed using a set of real and synthetic benchmarks with model predictions compared to measured application performance.

This technical report is available at Washington University Open Scholarship: http://openscholarship.wustl.edu/cse_research/100
Simple Analytic Performance Models for Streaming Data Applications Deployed on Diverse Architectures

Authors: Jonathan C. Beard, Roger D. Chamberlain and Mark A. Franklin

Corresponding Author: jbeard@wustl.edu

Abstract: Modern hardware is inherently heterogeneous. With heterogeneity comes multiple abstraction layers that hide underlying complex systems. While hidden, this complexity makes quantitative performance modeling a difficult task. Designers of high-performance streaming applications for heterogeneous systems must contend with unpredictable and often non-generalizable models to predict performance of a particular application and hardware mapping. This paper outlines a computationally simple approach that can be used to model the overall throughput and buffering needs of a streaming application on heterogeneous hardware. The model presented is based upon a hybrid maximum flow and decomposed discrete queueing model. The utility of the model is assessed using a set of real and synthetic benchmarks with model predictions compared to measured application performance.
Simple Analytic Performance Models for Streaming Data Applications Deployed on Diverse Architectures

Jonathan C. Beard, Roger D. Chamberlain and Mark A. Franklin
Dept. of Computer Science and Engineering
Washington University in St. Louis
{jbeard,roger,jbf}@wustl.edu

Abstract

Modern hardware is inherently heterogeneous. With heterogeneity comes multiple abstraction layers that hide underlying complex systems. While hidden, this complexity makes quantitative performance modeling a difficult task. Designers of high-performance streaming applications for heterogeneous systems must contend with unpredictable and often non-generalizable models to predict performance of a particular application and hardware mapping. This paper outlines a computationally simple approach that can be used to model the overall throughput and buffering needs of a streaming application on heterogeneous hardware. The model presented is based upon a hybrid maximum flow and decomposed discrete queueing model. The utility of the model is assessed using a set of real and synthetic benchmarks with model predictions compared to measured application performance.

1. Introduction

In search of ever higher performance, computer architectures have diversified to include a wide variety of heterogeneous hardware such as traditional multicore processors, field-programmable gate arrays
(FPGAs) and general purpose graphics processing units (GPGPUs). Presented with multiple architectural platforms on which to run an application, developers need reliable and computationally feasible models to predict performance. One performance metric of interest to many “big-data” applications is overall throughput. This paper explores an analytic model that is both computationally simple and widely applicable to applications that are formulated as directed acyclic graphs (i.e., they can be considered to be in the streaming data paradigm). Validation is performed across multiple heterogeneous resources, a pair of real streaming applications, and multiple synthetic streaming applications.

Given a set of compute resources and a streaming application, how does an application developer model the overall throughput of the application for a specific hardware mapping? How does a developer determine the size of buffers to allocate based on a target (obtainable) throughput? For example, if an application developer is tasked with developing a streaming JPEG encode application as shown in Figure 1, how is that developer going to assign (map) the compute kernels to the available resources? There are several choices, every kernel labeled with SW (compiled software) can be mapped to a general multicore processor, and those labeled with HW (synthesized hardware) can be mapped to an FPGA. The most obvious, albeit time consuming, approach is simply to do an exhaustive empirical measurement of all possible combinations and chose the best performing one. An alternative approach is to develop a model that reflects the changes in performance that result from alternative mappings, and search over the model space to yield a mapping. This alternative approach has the potential to be much faster than exhaustive empirical search. However, the quality of the final result is strongly influenced by the effectiveness of the model. The model’s predictions should reasonably correspond to the actual application performance for this approach to be effective.

Performance models for multicore and heterogeneous systems in general are nothing new. Various approaches exist in practice that use everything from execution histories [1] to the roofline model [31] to help decide how to place a compute kernel and how to modify it for maximum performance. This paper focuses on the use of relatively simple analytic performance models to analyze the obtainable overall throughput and the necessary buffering to obtain it. We are interested in assessing the applicability of straightforward flow modeling techniques to streaming applications deployed on architecturally diverse
systems.

The technique is computationally efficient, with a polynomial time solution [10]. It is also usable even when some factors, such as internal interconnect buffering, are unknown. What follows is a brief introduction of background material and then presentation of a computationally simple hybrid maximum flow / queueing network model that incorporates multiple hardware sharing models. Experimental results in Section 5 validate the proposed modeling approach concomitant with individual results for the resource sharing models.

2. Background and Related Work

Stream processing is a computing paradigm that views applications as sets of pipelined kernels connected by streams of data. Each kernel performs specific operations on the data stream before sending it out along an explicit communications link. An example application is shown in Figure 1, in which the boxes represent compute kernels and the arrows represent communications links. Stream processing has been around in various forms for decades [26]. Academic systems include Auto-Pipe [6], Brook [2], Cg [21], S-Net [11], StreamIt [30], and Streams-C [9], while commercial systems include Impulse C [22] and IBM’s System S [8]. Examples of application domains that exploit stream processing include media [16], data mining [7], signal processing [24], computational science [20], and others [29].

Streaming applications can be thought of as a series of queues and servers. Each compute kernel is
modeled as a server which draws data from a queue. Each edge is also modeled as a server, representing
delivery of data from one kernel to the next. Work by Dor et al. [5] shows that simple queueing networks
can accurately model the performance of a heterogeneous streaming application. Many earlier works,
including Schweitzer [25], demonstrated that maximum throughput can be determined analytically for
a finite-capacity open queueing network. These works have shown that queueing networks can be used
for modeling throughput, however they do assume that the queueing capacity is known.

In between each compute node is a communications link. Communications links themselves are of-
ten constructed from multiple series of servers and queues, or a “virtual queue.” Lancaster et al. [18]
showed that these virtual queues have many of the same properties as a single abstract queue and associ-
ated server. The model presented here solves for maximum throughput assuming unbounded buffering
capacity and then follows with an analysis of the buffering required to maintain that throughput.

Queueing networks have a close relationship with flow networks. Recent work by Boudec [19] con-
siders not individual jobs on a network but flows of jobs within a network. Work by Pourbabai [23]
utilizes a maximum flow model to solve a queuing network with side constraints. Unlike the target of
these works, most real applications have data-flow routing requirements that are critical to the correct-
ness of the application. For example, the RGB2YCbCr module in Figure 1 takes in a stream of RGB
data and outputs three separate streams of Y, Cb and Cr data. A typical formulation of the maximum
flow problem, including those mentioned to this point, assume that any path from source to sink can be
taken. That is they assign maximum flow to a graph without regard to application imposed data distribu-
tion requirements. Using a standard maximum flow model with no further constraints might result in all
the data being sent along the Y channel but none to the Cb and Cr channels. The flow model used here
places volume constraints on each out edge that are derived directly from data routing requirements of
the underlying application.

Many applications exhibit some form of data filtering, that is they change the form of the data from
that which is originally received. Two ways in which applications can change data include: increasing
or decreasing the volume of data (e.g., a basic block that calculates matrix eigenvalues might take in a
grid of data and output a short vector of values) or changing the width of the individual data elements
Filtering presents an interesting problem for standard maximum flow algorithms. Work by Jewell [15] outlined algorithms for calculating a maximum flow of a network with gain or loss. Using the theoretical work of Jewell the flow model used here is a generalized gain/loss flow network with a fixed branching probability at each out-edge. The model relies on several simple resource sharing models which are empirically validated.

More advanced methods of modeling behavior of applications on shared resources have been used and shown to be relatively effective [3, 27]. Contrary to these complex models, this paper demonstrates that simple models can be as effective as the former complex ones for certain classes of applications, specifically streaming data applications.

3. The Model

3.1. Description

Given the throughput capacity into and out of each compute kernel within an application and the throughput achievable by each communications link, the model presented here calculates maximum data flow through the overall network. Using a constrained generalized maximum flow network the model determines maximum flow through an application topology given a set of constraints. Utilizing a simple $M/M/1$ queuing model, it also estimates the minimum required buffering capacity for each communication edge within the application. What follows is a description of the path from streaming application topology to flow network model, including a queueing network model. Model notation is summarized in Table 1.

An application graph topology $G_A$ (Figure 2) is a connected directed graph consisting of each compute kernel within an application as a vertex $V_i$ and every data-flow dependency (communications link) as an edge $V_i \rightarrow V_j$. An application topology also defines a (pseudo-) data source $s$ and sink $t$ as start and end nodes. Since application topologies can have more than one actual data source and sink, the model inserts the node $s$ with outbound links to all application kernels that do not yet have inbound edges and inserts the node $t$ with inbound edges from all application kernels that do not yet have outbound edges. Nodes $s$ and $t$ are modeled as having infinite capacity so as to not influence the throughput achievable
in the network.

The model views every communications link as a distinct resource with its own service rate. To model this behavior the application topology \((G_A)\) is transformed by adding additional vertices for each communications link as shown in Figure 3. The transformed application topology of Figure 3 can be directly modeled as a queueing network. The queueing network is defined as the directed graph \(G_Q\) (Figure 4). Every application kernel is a queue and server pair in \(G_Q\). Every communications link between compute kernels is also a queue and server pair in \(G_Q\). As illustrated in Figure 4, the nodes modeling communication links in the modified application graph have been renamed so as to simplify the notation. Each communications link could conceivably be reasoned about as being comprised of many sub-queues, however in this work an overall “virtual queue” subsuming the sub-queues will be assumed. Formally \(G_Q\) is defined by the 4-tuple:

\[
G_Q = (V_Q, E_Q, s \in V_Q, t \in V_Q)
\]

where \(s\) is the source node and \(t\) is the termination (sink) node.

In a queueing network the two main parameters that characterize the performance of the network are \(\lambda(V_i)\), the mean arrival rate of data at node \(V_i\), and \(\mu(V_i)\), the mean service rate at node \(V_i\). For nodes in \(V_Q\) that represent compute kernels, we will measure their service rates empirically, by detaching the
kernel from the application and measuring it in isolation. A compute kernel when detached from its queueing network is simply a single queue and server. That single queue and server is assumed to have an infinite supply of data giving it non-blocking read behavior. Its outbound data port is assumed to always be empty such that outbound writes are also non-blocking. At equilibrium with no gain or loss a server’s $\mu(V_i)$ is equal to its aggregate data ingest rate (with units of Bytes/s). The service rates of nodes in $V_Q$ that represent communication links are determined from first principles (i.e., from performance figures published in the literature). The arrival rates $\lambda(V_i)$ will be derived from the flow model described below.

A flow graph is defined as a directed acyclic graph $G_F$ (Figure 5) where each server in the queueing network (Figure 4) is represented as a vertex. $G_F$ is constructed from $G_Q$ by removing the queues on each edge $\overrightarrow{V_iV_j} \in G_Q$. This is reasonable since the queueing model represented here is actually a case of an open Jacksonian network [13, 14]. Formally the flow graph is defined as a 7-tuple:

$$G_F = (V_F, E_F, s, t, C, \gamma, R)$$

$$V_F = V_Q, \quad E_F = E_Q$$

where $C : E_F \rightarrow \mathbb{R}_+$ represents the flow capacity of each edge (determined as described below), and $\gamma : V_F \rightarrow \mathbb{R}_+$ represents the data volume gain or loss associated with each node. It is defined as the ratio of the mean data volume out of a node relative to the mean data volume in. If $\gamma < 1$ then there is data loss in the node (e.g., data compression) and if $\gamma > 1$ there is gain in the node (e.g., data expansion). For nodes that represent compute kernels, these values will be determined empirically, and for nodes that represent communication links, $\gamma = 1$. For nodes with more than one outbound edge, $R : E_F \rightarrow (0, 1]$ represents the routing fraction associated with each outbound edge $\overrightarrow{V_iV_j}$ of node $V_i$. For nodes $V_i$ with only one outbound edge $\overrightarrow{V_iV_j}$, $R(\overrightarrow{V_iV_j}) = 1$.

Given $\mu(V_i)$, $\gamma(V_i)$, and $R(\overrightarrow{V_iV_j})$ for each vertex and edge, the capacity $C$ associated with each edge
can be computed using Equation (1).

\[
C(\vec{V}_i \vec{V}_j) = \mu(V_i) \times \gamma(V_i) \times R(\vec{V}_i \vec{V}_j)
\]  

(1)

Each edge in a flow graph is constrained by the capacity \(C(\vec{V}_i \vec{V}_j)\). Note that the above makes the implicit assumption that each compute kernel has been mapped to a dedicated compute resource. This will be extended to reflect resource sharing in the section below.

To calculate the maximum stable throughput the model maximizes \(\Gamma\) (the overall throughput through the application) and \(f\) (the flow at every edge within the graph) subject to the following constraints:

\[
\sum_{\mathcal{E}(i,j) \in E_F} f(\vec{V}_i \vec{V}_j) - \sum_{\mathcal{E}(j,i) \in E_F} f(\vec{V}_j \vec{V}_i) = \begin{cases} 
+ & i = s \\
0 & i = \text{circulation} \\
- & i = t
\end{cases}
\]

(2)

\[
\gamma(\vec{V}_i \vec{V}_j) = \frac{1}{\gamma(\vec{V}_i \vec{V}_i)}
\]

(3)

\[
f(\vec{V}_i \vec{V}_j) \leq C(\vec{V}_i \vec{V}_j)
\]

(4)

\[
\frac{f(\vec{V}_i \vec{V}_j)}{\sum_{x=1}^{N} f(\vec{V}_i \vec{V}_x)} = R(\vec{V}_i \vec{V}_j)
\]

(5)

Equation 2 states that flow must be conserved across all edges and that the only vertices with positive or negative flow can be \(s\) and \(t\). Gain or loss as shown in Equation 3 is also conserved. As in a standard maximum flow model, flow must be less than or equal to the capacity as shown in Equation 4. To maintain correct data routing, Equation 5 ensures that the volumes are maintained across each edge.

To bound queue size, the model can be further constrained by ensuring a smaller \(\rho = \lambda/\mu\) at each queueing station. The corresponds to maximizing \(\Gamma\) with the following additional constraint:

\[
\rho(V_i) \leq \phi
\]

(6)
Many compute kernels have multiple incoming communication links, as illustrated in (a). In order to model this behavior, the incoming data streams are combined as shown in (b), and the links are modeled using a single queue.

For the results presented here, $\phi$ is set to 0.99998, however it could be any value $\leq 1$. If equal to 1, then there will not be a queue size bound on the bottleneck node(s), although the technique could still be used to bound the queue size of other nodes in the network.

Once maximal values of $f(\overrightarrow{V_iV_j})$ have been calculated for every $\overrightarrow{V_iV_j} \in E_F$, these values can be used within the queueing model to determine the necessary buffering for the system at the calculated flow. To do this the relationship must be shown between $f(\overrightarrow{V_iV_j})$ and the queueing model parameters $\lambda(V_j)$. For queueing stations with multiple inbound edges, Figure 6 illustrates this circumstance.

In Figure 6 (a) multiple queues are shown with a single server. Each of these queues are treated as sub-queues of one larger queue as shown in Figure 6 (b). The relationship between maximized flows along each edge and $\lambda$ is therefore

$$\lambda(V_j) = \sum_i f(\overrightarrow{V_iV_j}) \tag{7}$$

Our hypothesis is that the $M/M/1$ model gives an upper estimate of the queue occupancy, since we
expect the actual service time distributions to have a lower coefficient of variation than an exponential distribution. An estimation of the buffering necessary at each queue is determined by solving for the queue occupancy $K$ at a probability $P_K$ that is close to zero as in Equation 8.

$$K(V_i) = \frac{\log(P_K)}{\log(\rho(V_i))} - 1, \text{ where } P_K = 10^{-7}$$  \hfill (8)

The extent to which the assumptions made for the $M/M/1$ model hold true will be investigated in Section 5.

### 3.2. Sharing Models

Sharing of resources and resource contention is a function of several parameters. Schedulers are often involved, either from the operating system or built into the hardware. A resource such as an FPGA is typically not shared in time, but shared as a function of area. Diversity in the underlying behavior of sharing across platforms drives the complexity and specificity of sharing models. The models presented here are specific by necessity but intentionally simple.

For multicore processors the sharing model is simply the service rate for a compute kernel executing
in isolation divided by the number of kernels running on the same processor core (Equation 9).

\[ \mu_s(V_i) = \frac{\mu(V_i)}{n}, \quad n = \text{# processes} \]  

(Equation 9)

FPGAs are assumed to be shareable in area, but not temporally. The sharing equation reflects that by giving each compute kernel mapped to an FPGA its full \( \mu \) until all available gates are exhausted (Equation 10).

\[ \mu_s(V_i) = \mu(V_i) \times a_i \]  

(Equation 10)

where \( a_i = 1 \) if \( \sum_{i=1}^{N} Area_i \leq \text{Available Area} \), else \( a_i = 0 \).

The Virtex-4 FPGAs used for empirical measurement in this paper communicate with multicore processors over a PCI-X bus. The sharing model for this reflects a fair sharing policy on the part of the controller until the bandwidth limit is reached.

\[ \mu_s(V_i) = \frac{\mu(V_i)}{n}, \quad n = \text{# communication links sharing bus} \]  

(Equation 11)

3.3. Modeling Assumptions

The model presented above makes the following assumptions about the applications, graph topology and underlying hardware:

1. The application is assumed to be in equilibrium: The streaming computation paradigm is typically used in application domains that require high-throughput, high volume computation. On initial startup and termination non-steady state behavior is exhibited, however during the majority of the execution steady state behavior is typical.

2. The data volume into and out of each edge is measurable on the compute kernel in isolation (i.e., separated from the rest of the application topology.

3. Only non-blocking behavior exists: All compute nodes (servers) are allowed to process data as soon as it is present on its queue.
4. Data routing is independent of the state of the system: External signals don’t drive a server to remove items from a queue, nor do they influence $R(\overrightarrow{V_iV_j})$.

5. All compute kernels are work conserving: When two compute kernels are mapped to the same resource, the work that is done by the compute kernel does not decrease. This is a reasonable assumption for combining individual servers onto a resource. If two compute nodes were combined in such a way that overall work is less for the combined kernel than the two separate nodes then this is non-work conserving.

3.4. Example

In summary the approach presented (illustrated in Figures 7 to 11) begins with a streaming application whose data-flow topology is acyclic. It takes empirical measurements of each compute kernel through
each in-edge and out-edge. The model uses these unshared, unconstrained measurements to calculate mean service rate $\mu$, routing fraction $R$, and gain $\gamma$, associated with each kernel. These metrics are used in the generalized maximum flow model to calculate a maximum flow for the data-flow topology on a specific set of resources. The flows predicted by the flow model are used directly in the $M/M/1$ queueing model to calculate necessary buffering capacity.

4. Model Evaluation Approach

In order to evaluate the model, two approaches are taken. First a pair of real applications are used: a JPEG encode application implemented to the ISO specification (and decomposed as shown in Figure 1) and a DES encrypt application. Second, a set of synthetic applications are generated using a widely used topology generator [4].

For each application, both real and synthetic, random mappings of application kernels to compute resources are generated and run on the hardware enumerated in Table 2. The subsections below describe the tools, hardware, and methods used to evaluate the modeling approach.
4.1. Tools

The Auto-Pipe development environment [6] is used for all experiments. Auto-Pipe supports streaming data applications deployed on heterogeneous compute platforms. In order to make accurate measurements of queue occupancies and edge throughput, the TimeTrial [17] low-impact performance monitor is used.

A graph mapping, modeling and code generation tool called GraphModeler (developed locally) is used as the platform for mapping compute kernels, executing the models described in Section 3 and assessing the effectiveness of the models.

All applications and compute kernels (both real and synthetic) are expressed in combinations of C and VHDL and compiled with the GNU C compiler or synthesized with Synopsys Synplify Premier DP respectively.

4.2. Hardware

There are two distinct hardware platforms used for empirical testing. Each platform is referred to by the heading shown in Table 2.

<table>
<thead>
<tr>
<th>Name</th>
<th>Machine 1</th>
<th>Machine 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU</td>
<td>12 x 2.4GHz AMD Opteron</td>
<td>4 x 3.1GHz Intel Xeon E3</td>
</tr>
<tr>
<td>FPGA</td>
<td>2 x Virtex-4 LX100</td>
<td>None</td>
</tr>
<tr>
<td>RAM</td>
<td>32GB DDR2</td>
<td>8GB DDR3</td>
</tr>
</tbody>
</table>

4.3. Empirical Testing

As detailed in Section 3.1, the model needs measurements of each compute kernel running on its assigned hardware as input. To accomplish this each compute kernel is instantiated in isolation and a test bench is produced by GraphModeler that provides high volume input to each input edge and consumes all data on each output edge. Throughput is measured using the TimeTrial measuring system and recorded. These measurements are designated $\alpha$ and $\beta$ and are shown in Figure 12.
4.4. Selecting Compute Resources and Mapping Application Kernels

For a given application each compute kernel can be run on many potential resources. This is true for both the real and synthetic applications. In order to select which hardware resource to use for each compute kernel, a series of random walks select resources from the set in Table 2 based on a uniform random distribution. This produces a set $\Omega$ of chosen resources for this mapping.

Once the resource set $\Omega$ is selected, an application’s compute kernels must be mapped to it. To map application kernels to $\Omega$ a random compute kernel (drawn uniformly from the set of kernels) is selected and assigned to $\omega \in \Omega$ (again, drawn uniformly from $\Omega$). This process continues until each resource in $\Omega$ has one compute kernel mapped to it. The mapping algorithm then assigns compute kernels to resources by randomly walking the in- and out-edges of previously mapped compute kernels until all compute kernels are mapped. A constraint checking algorithm checks user provided constraints on resources while mapping to ensure that the finished kernel/hardware mapping will compile/synthesize and run (e.g., ensuring that the FPGA is not over-utilized). This process is intended not to generate optimal mappings, but rather to generate a range of reasonable mappings for the purpose of assessing the model.

4.5. Synthetic Benchmarks

Whenever the verification of a model is based principally on empirical evidence, a primary consideration is the extent to which the test sets used are truly representative of the overall universe of possibilities. That concern is addressed here through the use of several synthetically generated benchmarks. In order to produce synthetic applications, topologies are generated using the Task Graphs for Free (TGFF) tool [4].

During the topology generation process, the following parameters were used to control TGFF:
1. The number of compute kernels (nodes) in the application topology ranges from 1 to 80 with a uniform distribution.

2. The in-degree and out-degree of nodes is varied from 1 to 4, again uniformly distributed. Sources and sinks have only out- and in-edges respectively.

In order to produce applications from the TGFF generated topologies, GraphModeler uses the following parameters for code generation:

1. Mean execution time is set to $20 \mu s \pm 10\%$. Execution time varies dynamically with an exponential distribution.

2. Input data volume for a vertex is statically set with a value chosen between 1 and 64 data bytes. The volume is distributed uniformly.

3. Edges in the graph are constrained so that data volumes are matched between in and out edges.

4.6. Real Applications

The JPEG encode application as shown in Figure 1 is implemented according to the specifications in [12]. The DES encrypt application depicted in Figure 13 is implemented according to FIPS (46-3) standard published by NIST. The topology of each application is specified in the X language [6] which serves as input for the GraphModeler application. GraphModeler takes the pre-coded compute kernel implementations and maps them to hardware resources in the same manner as the synthetic applications mentioned above.

5. Empirical Results

5.1. Processor Sharing Model

Under the processor sharing model (Section 3.2), when multiple compute kernels are mapped to a processor core $\mu(V_i)$ is de-rated according to the number of kernels sharing a given core. A test application designed to run multiple processes on a single core is used to validate this aspect of the model. Each
Figure 13. Application topology for the DES encryption algorithm expressed as a streaming application. All compute kernels are implemented in software.

Figure 14. Percent error for processor sharing model from Equation 9 with three different scheduling algorithms (multi-level queue, batch and round robin). All metrics are over 1 through 40 processes on one processor core. Model predicts executions per second. Error is calculated as \( \frac{\text{modeled rate} - \text{observed rate}}{\text{observed rate}} \). \( R^2 \) values for each scheduler are .999854, .999952, and .766693 for multi-level queue, batch, and round robin respectively.

Process is synchronized to start concurrently with all the other processes within a single experiment (i.e., if 30 processes then all 30 processes are launched together). Each process runs exactly 2 minutes according to the system wall-clock. Each time quantum is consumed by looping for 200 no-op instructions and incrementing a register counter. Tests were run on both machines listed in Table 2. Three different scheduling algorithms (multi-level queue, batch and round robin) were chosen as they are representative of most modern systems [28].
In Figure 14 the processor sharing model validation percent error distribution is shown for the predicted executions per second. The overall model vs. observed fit is quite good. As expected the round robin scheduler resulted in more variation than the other two scheduling algorithms due to fixed quantum sizing. The fairest schedulers that closely match the assumptions the model makes are the multi-level queue and the batch scheduler.

5.2. The Flow Model

Validation of the flow model proceeds using the set of applications described in Section 4. Forty synthetic applications with 3 through 82 compute nodes were tested on Machine 1 (see Table 2). The results of flow predictions for each edge versus empirically measured flow are shown in Figure 15. Linear regression of the model and measured synthetic application results gives an $R^2$ value of .9999. The distribution of JPEG encode and DES encrypt application data is very similar to that of the synthetically generated applications as shown in Figures 16 and 17.

Not shown is the data that indicates where the flow model can fail. Firstly, if any of the assumptions are violated, this model’s results cannot be trusted. Second, as the number of processes on a single core increases, the error inherent in the simple model grows as well. In our experiments we observed a strong
Figure 16. Percent error for gain/loss flow model for the JPEG encode application, calculated as \[
\frac{\text{modeled flow} - \text{observed flow}}{\text{observed flow}}
\]. Histogram bin size equal to 1.5%.

Figure 17. Percent error for gain/loss flow model for the DES encode application, calculated as \[
\frac{\text{modeled flow} - \text{observed flow}}{\text{observed flow}}
\]. Histogram bin size equal to 1.5%.

correlation between increasing percent error and the number of processes per core. Future work will investigate this relationship and perhaps explore the effectiveness of more complex sharing models.
Figure 18. Synthetic application error for modeled queue maximum occupancy vs. measured queue maximum occupancy. For all synthetic applications measured the modeled capacity is always greater. Empirically this shows that for this set of applications the $M/M/1$ queueing model provides a loose upper bound on buffering capacity. Percent error calculated as $\frac{\text{modeled occupancy} - \text{observed occupancy}}{\text{observed occupancy}}$. Histogram bin size equal to 1000%.

5.3. The Queueing Model

The results for the synthetic, JPEG, and DES applications for an upper bound on queueing capacity are shown in Figures 18, 19, and 20. These figures confirm that our model is conservative for estimating buffering capacity allocations. The modeling assumes exponentially distributed arrival rates and service rates, while real service distributions are typically closer to deterministic (i.e., have a much lower coefficient of variation than an exponential), even if not fully deterministic. It is this distinction that yields conservative estimates for buffer requirements. Note, however, that while conservative, the buffering estimates can be excessive, due to the non-linearity of the queue occupancy relative to server utilization.

6. Conclusions

With multicore chips, FPGAs, general purpose graphics processors and other resources to choose from; application designers have a very difficult set of choices when selecting the best execution platform for a given application. A metric that is of particular interest to “big-data” applications is throughput. The analytic model presented in this paper aims to provide an easy to use method for application devel-
Figure 19. JPEG encode percent error for modeled queue maximum occupancy vs. measured queue maximum occupancy. Three mappings are used across hardware and software. Percent error calculated as \[
\frac{\text{modeled occupancy} - \text{observed occupancy}}{\text{observed occupancy}}
\]. Histogram bin size equal to 10\%.

Figure 20. DES encrypt percent error for modeled queue maximum occupancy vs. measured queue maximum occupancy. Four mappings are used on Machine 1, hardware on-chip encryption is not used. Percent error calculated as \[
\frac{\text{modeled occupancy} - \text{observed occupancy}}{\text{observed occupancy}}
\]. Histogram bin size equal to 100\%.

opers to find the throughput for an application on a particular set of hardware resources while placing a conservative upper bound on required queueing capacity.

The model was tested using several synthetically generated applications, a JPEG encode application
and a DES encrypt application. The empirical measurements show how the model performs under several conditions and how it can be used to solve for throughputs that are typically within 10% of reality and frequently much closer. This is quite impressive for a set of models that are explicitly trying to stay simple. A unique feature of the model presented is that it can be used across hardware and software platforms. Future work includes testing the boundaries of where these models fail, adding further side constraints to the model so that tighter buffering bounds can be calculated, and exploring the applicability of this model to automated optimization strategies.

Acknowledgment

This work was supported by NSF grants CNS-0905368 and CNS-0931693 and by Exegy, Inc.

References


